

FIG. 1




FIG. 2





FIG. 3






FIG. 5

ARM INSTRUCTION	Java Instruction	ARM INSTRUCTION(S)	Java Instruction	ARM INSTRUCTION	Java Instruction
	iadd (RF=2,RF> \emptyset)		iadd (RF=2,RF>1)		iadd (SA=-1)
		✓ LDR R0[RStack,#-4] (POP)	LDR R3[RStack,#-4] (POP)		ADD R3,R3,R0
STATE	00000	00100	01000	00111	
R0	E	SOA TOS	SOA TOS		
R1	E	E	E		E
R2	E	E	E		E
R3	E	E	SOB TOS-1		(SOA+SOB) TOS

ARM INSTRUCTION	load ¹ (RF= \emptyset ,RE>2)	✓ LDR R1,[Rvars,#4] ✓ LDR R0,[Rvars,#0]	load ² (RF= \emptyset ,RE>2)	✓ STR R3[RStack],#-4 (PUSH)	load ² (RF= \emptyset ,RE=2)
STATE	00000	00100	01000	10011	
R0	E	SOC TOS-1	SOC TOS-1	SOC TOS-3	
R1	E	SOD TOS	SOD TOS	SOD TOS-2	
R2	E	E	E	SOE TOS-1	
R3	(SOA+SOB) TOS	(SOA+SOB) TOS	E	SOF TOS	

FIG. 6




FIG. 7




FIG. 9




FIG. 8




FIG. 10




FIG. 11




FIG. 12




FIG. 13